Zerocat Chipflasher
v0.4.3 (board-edition-1)
Flash free firmware to BIOS chips, kick the Manageability Engine.
|
Go to the source code of this file.
Classes | |
struct | tag_chipspec |
Chip specifications, provided within the source code. More... | |
Macros | |
#define | ARRAY_CHIPSPEC 13 |
Number of entries in chipspec database. More... | |
#define | CHIPSPEC_DEFAULT 0 |
#define | SIZE_1 0x00000001 |
#define | SIZE_2 0x00000002 |
#define | SIZE_4 0x00000004 |
#define | SIZE_8 0x00000008 |
#define | SIZE_16 0x00000010 |
#define | SIZE_32 0x00000020 |
#define | SIZE_64 0x00000040 |
Common Size of OTP. More... | |
#define | SIZE_256 0x00000100 |
Usual page size. More... | |
#define | SIZE_1K 0x00000400 |
#define | SIZE_4K 0x00001000 |
Size of 4K-sector. More... | |
#define | SIZE_16K 0x00004000 |
#define | SIZE_32K 0x00008000 |
Size of 32K-block. More... | |
#define | SIZE_64K 0x00010000 |
Size of 64K-block. More... | |
#define | SIZE_4MBIT 0x00080000 |
Chipsize 4Mbit. More... | |
#define | SIZE_8MBIT 0x00100000 |
Chipsize 8Mbit. More... | |
#define | SIZE_16MBIT 0x00200000 |
Chipsize 16Mbit. More... | |
#define | SIZE_32MBIT 0x00400000 |
Chipsize 32Mbit. More... | |
#define | SIZE_64MBIT 0x00800000 |
Chipsize 64Mbit. More... | |
#define | SIZE_128MBIT 0x01000000 |
Chipsize 128Mbit. More... | |
#define | SIZE_256MBIT 0x02000000 |
Chipsize 256Mbit. More... | |
#define | ID_JEDEC_AT26DF321 0x001f4700 |
#define | ID_JEDEC_AT26DF161 0x001f4600 |
#define | X03_READ 0 |
#define | X0B_READHF 1 |
#define | X20_SE 2 |
#define | X52_BE32K 3 |
#define | XD8_BE64K 4 |
#define | X60_CE 5 |
#define | XC7_CE 6 |
#define | X02_PP 7 |
#define | XAD_CP 8 |
#define | X02_BP 9 |
#define | X06_WREN 10 |
#define | X04_WRDI 11 |
#define | X50_EWSR 12 |
#define | X05_RDSR 13 |
#define | X01_WRSR 14 |
#define | X00_NOP 15 |
#define | X9F_RDID 16 |
#define | XB9_DP 17 |
#define | XAB_RDP 18 |
#define | XAB_RES 19 |
#define | X90_REMS 20 |
#define | X3C_RSPR 21 |
#define | X36_PS 22 |
#define | X39_US 23 |
#define | X70_ESRY 24 |
#define | X80_DSRY 25 |
#define | X35_RDSR2 26 |
#define | X15_RDSR3 27 |
#define | X31_WRSR2 28 |
#define | X11_WRSR3 29 |
Zerocat Chipflasher — Flash free firmware to BIOS chips, kick the Manageability Engine.
Copyright (C) 2015, 2016, 2017, 2018 Kai Mertens kmx@p oste o.net
The Zerocat Chipflasher is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.
The Zerocat Chipflasher is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.
You should have received a copy of the GNU General Public License along with this program. If not, see http://www.gnu.org/licenses/.
This file is part of the Zerocat Chipflasher.
Definition in file chipspec.h.
Zerocat’s note on JavaScript licenses: All JavaScript files of this page are free software. Generated files (dynsections.js, menu.js, menudata.js) carry doxygen’s GNU GPLv2 license header. File jquery.js is minified code but points to corresponding source files, which in turn provide their own license infos. In case the GNU LibreJS Browser Extension complains about these scripts being non-free – please whitelist them manually and reload the page.